

Express Mailing Label No. EV016318202US

PATENT APPLICATION  
Docket No. 11675.99.2

**UNITED STATES PATENT APPLICATION**

of

**PHILIP J. IRELAND**

**AND**

**HOWARD E. RHODES**

for

**METHOD OF MAKING A CONTACT STRUCTURE**

**WORKMAN, NYDEGGER & SEELEY**  
A PROFESSIONAL CORPORATION  
ATTORNEYS AT LAW  
1000 EAGLE GATE TOWER  
60 EAST SOUTH TEMPLE  
SALT LAKE CITY, UTAH 84111

T082318202US 99040001

## Related Applications

This application is a continuation of U.S. Patent Application Serial No. 09/146,742, filed on September 3, 1998, whose amended title is "Method of Making a Contact Structure", of which a divisional Patent Application Serial Number 09/300,363 was filed on April 26, 1999, with title "Contact Structure", both of which are incorporated herein by reference.

## BACKGROUND OF THE INVENTION

### 1. The Field of the Invention

The present invention relates to the formation of a contact for an integrated circuit device on a semiconductor substrate, such as a silicon wafer. More particularly, the invention is directed to the formation of a self-aligned contact for a memory device in an integrated circuit device formed on a semiconductor material layer or substrate.

### 2. The Relevant Technology

As microchip technology continues to increase in complexity and decrease in component size, dimensions are shrinking to the quarter micron scale and smaller. With use of the current high-yield photolithographic techniques, the margin of error has become increasingly tighter such that a single misaligned fabrication step can cause an entire chip to be flawed and be discarded. As devices shrink further, overstepping each process step's window of error increases the likelihood of fabrication failure. A production worthy device feature requires incidental skill of a process engineer and a fabrication operator to fabricate the feature.

One device that is subject to the ever-increasing pressure to miniaturize is the dynamic random access memory (DRAM). DRAMs comprise arrays of memory cells which contain two basic components--a field effect access transistor and a capacitor. Typically, one side of the transistor is connected to one side of the capacitor. The other side of the transistor

1 and the transistor gate electrode are connected to external connection lines called a bit line  
2 and a word line, respectively. The other side of the capacitor is connected to a reference  
3 voltage. Therefore, the formation of the DRAM memory cell comprises the formation of a  
4 transistor, a capacitor and contacts to external circuits.

5 It is advantageous to form integrated circuits with smaller individual elements so  
6 that as many elements as possible may be formed in a single chip. In this way, electronic  
7 equipment becomes smaller, assembly and packaging costs are minimized, and integrated  
8 circuit performance is improved. The capacitor is usually the largest element of the integrated  
9 circuit chip. Consequently, the development of smaller DRAMs focuses to a large extent on  
10 the capacitor. Three basic types of capacitors are used in DRAMs--planar capacitors, trench  
11 capacitors, and stacked capacitors. Most large capacity DRAMs use stacked capacitors  
12 because of their greater capacitance, reliability, and ease of formation. For stacked  
13 capacitors, the side of the capacitor connected to the transistor is commonly referred to as the  
14 "storage node", and the side of the capacitor connected to the reference voltage is called the  
15 cell plate. The cell plate is a layer that covers the entire top array of all the substrate-  
16 connected devices, while there is an individual storage node for each respective storage bit  
17 site.

18 The areas in a DRAM to which an electrical connection is made are the gate of a  
19 transistor of the DRAM, a contact plug to an active area, and the active area itself. Active  
20 areas, which serve as source and drain regions for transistors, are discrete specially doped  
21 regions in the surface of the silicon substrate. A bit line contact corridor (BLCC) is created  
22 in order to make electrical connection to an active area. The BLCC is an opening created  
23 through the insulating material separating the bit line and the active area. The BLCCs are  
24 filled with a conductive material, such as doped polysilicon, doped Al, AlSiCu, or Ti/TiN/W.  
25 Before filling the BLCC, however, a process engineer must design a process flow for  
26

1 fabricating the BLCC that assures that the BLCC is not misaligned, and therefore not prone  
2 to shorting out or subject to errant charge leaking due to an exposed cell plate in the BLCC.

3 Conventional methods of fabricating bit line contacts may tend to cause shorting of  
4 the bit line contact in the BLCC into the cell plate due to misalignment. For example,  
5 titanium is conventionally sputtered into a BLCC. Next, titanium nitride is deposited by  
6 CVD or PVD processing. A rapid thermal anneal step (RTA) then causes silicide formation.  
7 Tungsten is then deposited to fill the remaining opening in the BLCC. Depending upon the  
8 accuracy in the formation of the BLCC itself, it is possible for the BLCC to be shorted to  
9 other conducting layers. This is described below. In general, the BLCC can also be  
10 composed of tungsten, titanium/tungsten, aluminum, copper, a refractory metal silicide with  
11 aluminum, and a refractory metal silicide with copper.

12 As the size of the DRAM is reduced, the size of the active areas and the BLCCs  
13 available for contacts to reach the active areas are also reduced. Every process step has its  
14 own alignment limitations. While alignment is not exact between process steps, strict  
15 tolerances are required in order to accomplish a corridor that avoids a short between a contact  
16 that will be deposited in the BLCC and any other conductive materials (i.e. cell plate to  
17 active area). Hence, it is desirable to effectively isolate the contacts from the transistor and  
18 capacitor components while optimizing the space available to make the contacts.

19 The conventional methods of forming contacts between bit lines and an active areas  
20 experience alignment problems in avoiding a short circuit between the electrically conductive  
21 bit line contact and the cell plate or storage node of a capacitor.  
22  
23  
24  
25  
26

## WORKMAN, NYDEGGER &amp; SEELEY

A PROFESSIONAL CORPORATION  
ATTORNEYS AT LAW  
1000 EAGLE GATE TOWER  
60 EAST SOUTH TEMPLE  
SALT LAKE CITY, UT 84111

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16
- 17
- 18
- 19
- 20
- 21
- 22
- 23
- 24
- 25
- 26

Next, a sleeve insulator layer is deposited upon the upper bulk insulator layer and within the opening so as to make contact with each of the lower bulk insulator layer, the dielectric layer, and the conductor layer. An etch process is then performed to substantially remove the sleeve insulator layer from the bottom surface within the lower bulk insulator layer above the semiconductor substrate, and from on top of the insulator layer, thus leaving

1 the sleeve insulator layer in contact with each of the lower bulk insulator layer, the dielectric  
2 layer, and the conductor layer.

3 Another etch process then selectively removes the lower bulk insulator layer to  
4 create a contact hole defined by the sleeve insulator layer and the lower bulk insulator layer  
5 and to expose a contact on the semiconductor substrate. A conductive plug is then formed  
6 in the contact hole upon the contact on the semiconductor substrate such that the sleeve  
7 insulator layer electrically insulates the conductive plug from the conductor layer.

8 The sleeve insulator layer, which self aligns the BLCC, allows for improved  
9 alignment tolerances between the BLCC and other layers, thus preventing errant charge  
10 leakage and short circuits between the conductive plug formed within the BLCC and the  
11 other layers.

12 Conceptually, the etching of the BLCC progressively deeper into the lower bulk  
13 insulator layer can be carried out incrementally with a plurality of depositions of the material  
14 of the sleeve insulator layer, each said deposition being followed by an etch of the sleeve  
15 insulator layer to remove the same from the bottom of the BLCC within the lower bulk  
16 insulator layer.

## BRIEF DESCRIPTION OF THE DRAWINGS

A more particular description of the invention briefly described above will be rendered by reference to specific embodiments thereof which are illustrated in the appended drawings. Understanding that these drawings depict only typical embodiments of the invention and are not therefore considered to be limiting of its scope, the invention will be described and explained with additional specificity and detail through the use of the accompanying drawings in which:

Figures 1-5 are cross section views of a DRAM memory cell undergoing fabrication according to a first embodiment of the present invention.

Figures 6-9 illustrate a selected portion of Figure 5 as it is subjected to fabrication according to the embodiment of the present invention.

Figures 10 and 11 illustrate second and third embodiments of the present invention, taking a similar selected portion as from Figure 5, wherein the cell plate has a larger surface area around the storage node.

Figures 12-16 illustrate the first embodiment of the present invention and the accomplished structure's protective effect against shortages despite a misaligned mask and etch.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention will be described in terms of complementary metal oxide semiconductor (CMOS) technology. CMOS is commonly used in integrated circuit technology. The invention, however, may be used in other integrated circuit technologies. CMOS generally refers to an integrated circuit in which both N-channel and P-channel metal oxide semiconductor field effect transistors (MOSFETs) are used in a complementary fashion. CMOS integrated circuits are typically formed with a lightly doped P-type silicon substrate or a lightly doped N-type silicon substrate. The present invention will be described using lightly doped P-type silicon as the starting material, although the invention may be implemented with other substrate materials. If other substrate materials are used, then there may be corresponding differences in materials and structures of the device as is well known in the art.

The formation of integrated circuits includes photolithographic masking and etching. This process consists of creating a photolithographic mask containing the pattern of the component to be formed, and coating the semiconductor substrate with a light-sensitive material called photoresist. The photoresist that coats the semiconductor substrate is then exposed to ultra-violet light or to standard I-line processing through the mask to soften or harden parts of the photoresist (depending on whether positive or negative photoresist is used). The softened parts of the photoresist are then removed, which is followed by etching to remove the materials left unprotected by the photoresist, and then stripping the remaining photoresist. This photolithographic masking and etching process is referred to herein as patterning and etching.

In the following discussion, some well-known aspects of DRAM fabrication have been simplified. For example, the structure of the doped source/drain regions generally will be more complex than shown. In addition, the particular materials, structures and processes are intended only to illustrate the invention so that it can be fully understood.



1 An embodiment of the invention will now be described with reference to Figures 1-  
2 9. Referring to Figure 1, a semiconductor substrate 10 comprises a silicon substrate 12  
3 with a gate insulating layer 14, field oxide regions 16, active or source/drain regions 18a and  
4 18b, and access transistors 20. Each access transistor 20 has a gate electrode 24, insulating  
5 protective layer 28, and insulating spacers 30 that are formed on the sides thereof. A lower  
6 bulk insulator layer 36 is then deposited and if necessary, planarized. Lower bulk insulator  
7 layer 36 is preferably made of a dielectric material such as borophosphosilicate glass  
8 (BPSG), phosphosilicate glass (PSG), borosilicate glass (BSG), or spin on glass (SOG).

9 Referring to Figure 2, lower bulk insulator layer 36 is patterned and etched to define  
10 a volume 56 in which a capacitor is to be formed in lower bulk insulator layer 36. Volume  
11 56 exposes portions of substrate 12 at source/drain regions 18a.

12 Referring to Figure 3, a storage plate 40 is deposited. Storage plate 40, which is  
13 substantially composed of an electrically conductive material, is preferably composed of  
14 doped polysilicon or doped rough textured polysilicon. Referring to Figure 4, storage plate  
15 40 has been subjected to an planarizing process, such as chemical mechanical polishing, to  
16 form a storage node layer 42.

17 Referring to Figure 5, a capacitor cell dielectric layer 44 is deposited. Capacitor cell  
18 dielectric layer 44, which intended to form a portion of dielectric material for a capacitor, is  
19 preferably made of  $\text{Si}_3\text{N}_4$  or other electrically insulative suitable material such as  $\text{Ta}_2\text{O}_5$ , or  
20 barium strontium titanate (BST). A cell plate layer 46 is then deposited. Cell plate layer 46  
21 is intended to form a cell plate portion of a capacitor in an integrated circuit.

22 A cell plate insulating layer 48 is deposited over cell plate layer 46 so as to  
23 electrically insulate portions of cell plate layer 46. Cell plate insulating layer 48 is preferably  
24 substantially composed of  $\text{Si}_3\text{N}_4$ , but may also be substantially composed of silicon dioxide  
25 or other suitable electrically insulative materials. Preferably, etching processing, which may  
26 follow in the process flow, will be selective to the materials of which capacitor cell plate

1 insulating layer 48 is composed. As such, cell plate insulating layer 48 need not necessarily  
2 be composed of silicon nitride, but can be composed of another dielectric that resists a BPSG  
3 etch or a dielectric etch that is selective to lower bulk insulator layer 36.

4 The method of forming a first preferred embodiment of the present invention is set  
5 forth below and illustrated in Figures 6-11. Figure 6 is a section 100 taken from Figure 5  
6 and expanded to illustrate greater detail. Referring to Figure 6, there is illustrated lower bulk  
7 insulator layer 36, capacitor cell dielectric layer 44, cell plate layer 46, and cell plate  
8 insulating layer 48 which is deposited over cell plate layer 46.

9 Referring to Figure 7, there is illustrated a first etch step wherein a photoresist layer  
10 60 is spun on, exposed, and selectively removed during development to expose a preferred  
11 bit line contact site. The first etch step etches cell plate layer 46 and may involve the use of  
12 an isotropic component, resulting in an undercut into capacitor cell dielectric layer 44. The  
13 first etch step penetrates the noted conductive and insulative layers and partially penetrates  
14 into lower bulk insulator layer 36. The first step, however, will preferably be anisotropic so  
15 as to form a contact hole 70 with no undercut into cell plate layer 46 or less than is illustrated  
16 in Figure 7. Similar to that which is illustrated in Figure 11 as an anisotropic etch extending  
17 through layers 36, 44, 46, and 48, it is preferable that an anisotropic etch be performed  
18 through layers 36, 44, 46, and 48 seen in Figure 7 so as to form straight side walls of the  
19 etched contact hole 70. The etch process through layers 36, 44, 46, and 48 seen in Figure 7,  
20 however, can be performed so as to have an isotropic component so as to leave contact hole 70  
21 without straight side walls, although such an isotropic etch is not preferred.

22 Referring to Figure 8, the next step of the present invention method is carried out  
23 in which the remaining portions photoresist layer 60 have been removed, and then a sleeve  
24 insulator layer 50 is deposited upon the uppermost surface of cell plate insulating layer 48  
25 and also within the BLCC. An ambient pressure chemical vapor deposition (CVD) process  
26 can be used to assist in lateral deposition of sleeve insulator layer 50 upon the sidewalls of

1 the BLCC. Other methods, however, can be employed which are calculated to achieve  
2 suitably conformal depositions. A preferred CVD substance for sleeve insulator layer 50  
3 is  $\text{Si}_3\text{N}_4$ ,  $\text{SiO}_2$  (by decomposition of a tetraethylorthosilicate precursor),  $\text{Ta}_2\text{O}_5$ , or barium  
4 strontium titanate (BST), although the etchant used to etch lower bulk insulator layer 36  
5 should be selective to the substance of sleeve insulator layer 50.

6 Referring to Figure 9, a second etch step, which is anisotropic, is carried out to  
7 remove substantially all of the horizontally-exposed portions of sleeve insulator layer 50  
8 from the bottom of the partially formed BLCC. Sleeve insulator layer 50 thus covers the  
9 exposed portions of capacitor cell dielectric layer 44, cell plate layer 46, and cell plate  
10 insulating layer 48 that are within contact hole 70.

11 The structure represented in Figure 9 illustrates a first embodiment of the present  
12 invention wherein sleeve insulator layer 50 is formed into a hardened vertical sleeve and cell  
13 plate insulating layer 48 is formed into a horizontal plate. As such, sleeve insulator layer 50,  
14 with cell plate insulating layer 48 function as a self-aligning contact site that will resist being  
15 removed in a subsequent etch step that etches the remainder of lower bulk insulator layer 36.  
16 Such an etch of lower bulk insulator layer 36 will form a conduit from the upper surface of  
17 cell plate insulating layer 48 to the upper surface of the semiconductor substrate, and will not  
18 expose cell plate layer 46 at the edges of the BLCC. Sleeve insulator layer 50 will thereby  
19 insulate cell plate layer 46 from the effects of errant charge leakage and from shorting once  
20 the BLCC is filled with conductive material and put into service as a bit line contact. The  
21 embodiment of the invention seen in Figure 9 is not limited to bit line contact formation, but  
22 can be used where self aligned contacts are desirable, such as contacts to an active region,  
23 a transistor gate, or to a contact plug.

24 Figure 10 illustrates an example of a second embodiment of the present invention.  
25 Cell plate layer 46 maximizes its capacitative effect upon storage node layer 42 by its being  
26 wrapped conformally around two opposing vertical faces of storage node layer 42. In this

1 embodiment, the cell-to-cell bridging of cell plate layer 46 is deeper in the structure. A  
2 primary insulator layer 48 is deposited upon an upper bulk insulator layer 51. Then, a partial  
3 etch is made through primary insulator layer 48 into upper bulk insulator layer 51 and  
4 stopping within a lower bulk insulator layer 36 so as to form a contact hole 70. A secondary  
5 sleeve insulator layer 50 is then deposited upon primary insulator layer 48 and within contact  
6 hole 70. An anisotropic etch removes secondary sleeve insulator layer 50 from the bottom  
7 of contact hole 70 and other laterally exposed portions thereof. The anisotropic etch stops  
8 on insulator layer 48, leaving secondary sleeve insulator layer 50 as a liner on the sidewalls  
9 of contact hole 70. A subsequent openings contact to active region 18B and a contact plug  
10 is formed through secondary sleeve insulator layer 50 and in contact with active region 18b.

11 Figure 11 illustrates a third embodiment of the present invention in which a cell  
12 plate structure is like the second embodiment, but also has a cell plate insulating layer 48  
13 disposed on top of cell plate layer 46. The upper surface of cell plate layer 46 is partially  
14 insulated by cell plate insulating layer 48. This third embodiment may be preferred where a  
15 neighboring site requires cell plate insulating layer 48, such as where cell plate insulating  
16 layer 48 is useful or convenient so as to avoid masking for deposition of cell plate insulating  
17 layer 48. Cell plate insulating layer 48 should be composed of a material different from  
18 capacitor cell dielectric layer 44 so as to best facilitate the partial etch into lower bulk  
19 insulator layer 36. A primary insulator layer 49 is deposited a upper bulk insulator layer 51.  
20 Then, a partial etch is made through primary insulator layer 49 into upper bulk insulator layer  
21 51 and stopping within a lower bulk insulator layer 36 so as to form a contact hole 70. A  
22 secondary sleeve insulator layer 50 is then deposited upon primary insulator layer 49 and  
23 within contact hole 70. An anisotropic etch removes secondary sleeve insulator layer 50  
24 from the bottom of contact hole 70 and other laterally exposed portions thereof. The  
25 anisotropic etch stops on primary insulator layer 49, leaving secondary sleeve insulator layer  
26 50 as a liner on the sidewalls of contact hole 70.

1 A subsequent etch can be performed upon each of the structures seen in Figures 10  
2 and 11 so as to open a contact to active area 18b on silicon substrate 12 through contact hole  
3 70. A conductive plug (not shown) is then formed within contact hole 70 upon active area  
4 18b on silicon substrate 12 so as to be electrically insulated from cell plate layer 46 by sleeve  
5 insulator layer 50.

6 Figures 12-14 illustrate the function of the first embodiment of the present invention  
7 as it provides a self-aligning contact hole site for further processing. Referring to Figures  
8 12-14, there are illustrated qualitative process flow examples of which both proper alignment  
9 and misalignment in the formation of a contact plug in a contact hole. The misalignment  
10 example is set forth to illustrate the self alignment feature of the invention.

11 Figure 12 shows large and small off-set alignment circles 82, 86 which are meant  
12 to indicate an etching process through a layer of insulation material (not shown) above cell  
13 plate insulating layer 48 so as to form contact hole 70 defined within sleeve insulator layer  
14 50. A center line 83 represents the axis through the center of small off-set alignment circle  
15 82, and a center line 87 represents the axis through the center of large off-set alignment circle  
16 86. As seen in Figure 12, center line 83 and center line 87 are off set one from the other.  
17 A center line 71 represents the axis defining the of contact hole 70.

18 Small off-set alignment circle 82 shows a misalignment distance  $\Delta_1$  from center line  
19 83 to center line 71. Large off-set alignment circle 86 shows a misalignment distance  $\Delta_2$   
20 from center line 87 to center line 71. The self alignment of the etch process to form contact  
21 hole 70 is due to the selectivity of the etchant in the etch process to both sleeve insulator  
22 layer 50 and cell plate insulating layer 48 as the etch process etches lower bulk insulator layer  
23 36 which defined the termination of contact hole 70.

24 Figure 13 shows that an upper bulk insulator layer 51 is deposited within the area  
25 defined by sleeve insulator layer 50 and upon cell plate insulating layer 48. A patterned  
26 photoresist layer 56 has been formed upon upper bulk insulator layer 51. The pattern in

1 patterned photoresist layer 56 is intended to be aligned with respect to sleeve insulator layer  
2 50 so that a subsequent etch will open a contact through upper bulk insulator layer 51 and  
3 lower bulk insulator layer 36 to expose a contact on active area 18b. Patterned photoresist  
4 layer 56, however, maybe misaligned with respect to sleeve insulator layer 50, as was  
5 illustrated by the foregoing discussion of Figure 12.

6 The etch through patterned photoresist layer 56 forms the BLCC via contact hole 70  
7 seen in Figures 14-15. It is desirable that contact hole 70, which extends to active area 18b  
8 through sleeve insulator layer 50, is formed such that the BLCC is in alignment with contact  
9 hole 70 through cell plate layer 46. When so aligned, the etch has a diameter d seen in  
10 Figure 12 which extends to the sidewall of sleeve insulator layer 50, and the largest possible  
11 contact to active area 18b is achieved. Sleeve insulator layer 50 enables the inventive  
12 method to form sub-photolithography resolution limit critical dimensions, such as is seen in  
13 Figure 12.

14 Referring to Figure 14, a circle 80 illustrates in phantom a cross-section of an etch  
15 hole through upper bulk insulator layer 51. A center line 81 represents an axis passing  
16 through the center of circle 80. In Figure 14, center line 71 represents the axis passing  
17 through the center of sleeve insulator layer 50. The symbol  $\Delta_3$  represent the misalignment  
18 from the center of circle 80 to the center of sleeve insulator layer 50.

19 Figure 14 demonstrates that, although the etch hole is misaligned with respect to  
20 sleeve insulator layer 50, the etch is still self aligned with sleeve insulator layer 50 due to  
21 the selectivity of the etch with respect to the material from which sleeve insulator layer 50  
22 is composed and due to the etch selectivity to the material of which cell plate insulating layer  
23 48 is composed. The self-alignment of the etch through sleeve insulator layer 50 and the  
24 stopping of the etch on cell plate insulating layer 48 in effect assures an electrical insulation  
25 of cell plate layer 46 that prevents an electrical short with an electrically conductive bit line  
26 contact 92 within the BLCC. Bit line contact 92, which is preferably a conductive plug, can

1 be formed by filling the BLCC with tungsten deposited, by chemical vapor deposition, with  
2 germanium-doped aluminum reflowing, and with other materials and processes.  
3 Additionally, a refractory metal silicide may be formed at the bottom of the BLCC upon  
4 active area 18b. After the material forming bit line contact 92 has been formed within  
5 contact hole 70, a planarizing operation may be conducted to confine the material of bit line  
6 contact 92 within contact hole 70 as illustrated in Figures 14-15.

7 Bit line contact 92 extends through contact hole 70 created by the prior etch process  
8 to make direct contact with active area 18b. Figure 14 illustrates that, although the  
9 maximum contact size is not achieved when the etch is misaligned, electrical insulation  
10 protection is still provided by cell plate insulating layer 48 and sleeve insulator layer 50 so  
11 as to prevent shorting of cell plate layer 46 with bit line contact 92.

12 The process creating the structure seen in Figure 14 is substantially the same as that  
13 creating the structure seen in Figure 15. In Figure 15, a circle 90 illustrates in phantom a  
14 cross-section of an etch hole through upper bulk insulator layer 51. The etch hole is aligned  
15 with respect to sleeve insulator layer 50. Also, the etch is self aligned with sleeve insulator  
16 layer 50 due to the selectivity of the etch with respect to the material from which sleeve  
17 insulator layer 50 is substantially composed, and due to the etch selectivity to the material  
18 of which cell plate insulating layer 48 is composed. As was described with respect to  
19 Figure 13, the self-alignment of the etch through sleeve insulator layer 50 in effect assures  
20 electrical insulation of cell plate layer 46 to prevent an electrical short with electrically  
21 conductive bit line contact 92 within the BLCC. Figure 15 illustrates the maximum contact  
22 size on active area 18b, as dictated by the diameter of the area defined within sleeve insulator  
23 layer 50. Electrical insulation protection of bit line contact 92 is provided by cell plate  
24 insulating layer 48 and sleeve insulator layer 50 so as to prevent shorting of cell plate layer  
25 46 with bit line contact 92.  
26

1           Figure 16 shows the divergent types of contacts that can be made using the  
2 invention, although all of the depicted contacts need not be present in the same structure nor  
3 be situated as depicted in Figure 16. In Figure 16, circle 90 illustrates in phantom a cross-  
4 section of an etch hole, made by conventional etch processes, through upper bulk insulator  
5 layer 51. A contact plug 72 is upon source/drain region 18b. Electrically conductive bit line  
6 contact 92 is situated within contact hole 70 and passes through sleeve insulator layer 50 to  
7 terminate upon contact plug 72. Circle 94 illustrates in phantom a cross-section of a contact  
8 hole 98, made by conventional etch processes, through upper bulk insulator layer 51 and into  
9 a transistor so as to stop on a gate electrode 24 beneath an insulating protective layer 28 of  
10 a transistor. Electrically conductive contact 100 is situated within contact hole 98 and  
11 passes through a sleeve insulator layer 52 to make contact with gate 24. Circle 104 illustrates  
12 in phantom a cross-section of a contact hole 106, made by conventional etch processes,  
13 through upper bulk insulator layer 51 and into storage node layer 42. Electrically conductive  
14 contact 102 is situated within contact hole 106 and passes through a sleeve insulator layer  
15 53 to make contact with storage node layer 42. Sleeve insulator layer 53 insulates electrically  
16 conductive contact 102 from cell plate layer 46.

17           The fabrication method steps of the self-aligning feature, which are illustrated in  
18 Figures 1-9 and described above, constitute a fourth embodiment of the present invention.

19           A fifth and sixth embodiment of the present invention, illustrated respectively in  
20 Figures 10 and 11, comprises a larger surface area deposition of cell plate layer 46 that  
21 requires a deeper penetrating partial etch to create the self-aligning feature. These  
22 embodiments vary from the fourth embodiment in that a selective etch step is required to  
23 remove most of lower bulk insulator layer 36 so as to expose external lateral surfaces of cell  
24 plate layer 46. In the fifth embodiment, seen in Figure 10, upper bulk insulator layer 51 is  
25 deposited and planarized and then a sleeve insulator layer 50 is deposited upon upper bulk  
26 insulator layer 51 and within contact hole 70. As was discussed above, a conductive plug (not



1 shown) is formed within contact hole 70 once an etch exposes active area 18b. The  
2 conductive plug is electrically insulated from cell plate layer 46 by sleeve insulator layer 50  
3 and could also be so insulated by primary insulator layer 48. The sixth embodiment, seen in  
4 Figure 11, differs from the fifth embodiment, seen in Figure 10, in that a cell plate insulating  
5 layer 48 is over cell plate layer 46 for off-site coverage where it is useful or not convenient  
6 to mask out deposition upon cell plate layer 46.

7 Other materials, structures, and processes may be substituted for the particular ones  
8 described. For example, silicon nitride, preferably  $\text{Si}_3\text{N}_4$ , may be used instead of silicon  
9 dioxide for insulating protective layer 28 and spacers 30. Spin-On Glass (SOG), polyamide  
10 insulator (PI), chemical vapor deposited (CVD) oxide or other insulators such as boron  
11 silicate glass (BSG) or phosphosilicate glass (PSG) may be used in place of  
12 boro-phospho-silicate glass (BPSG) for lower bulk insulator layer 36. Other satisfactory  
13 materials may be substituted for any of the above. Or, additional materials, structures, and  
14 processes may also be added to those disclosed.

15 The present invention may be embodied in other specific forms without departing  
16 from its spirit or essential characteristics. The described embodiments are to be considered  
17 in all respects only as illustrated and not restrictive. The scope of the invention is, therefore,  
18 indicated by the appended claims and their whole or partial combination rather than by the  
19 foregoing description. All changes which come within the meaning and range of equivalency  
20 of the claims are to be embraced within their scope.

21 What is claimed and desired to be secured by United States Letters Patent is:  
22  
23  
24  
25  
26